« earlier | later » Page 1 of 1
The history of memory access in Intel's CPU designs.
to 4004 8008 8080 architecture assembler intel retrocomputing x86 ... on 17 March 2015
Axiomatic validation of memory barriers and atomic instructions [LWN.net]
More progress on model checking for memory models on modern processors. The tool described here covers ARM, Power and x86 memory models, and does efficient analysis of (smallish) chunks of code.
to arm atomic concurrency herd intel memory memory-model model-checking power static-analysis x86 ... on 28 August 2014
Notes on Intel Microcode Updates
Reverse-engineering Intel's microcode update mechanism.
to cpu intel microcode reverse-engineering security ... on 16 June 2014
Free software.
to concurrency intel openmp parallel software ... on 07 June 2013
beignet - The Beignet GPGPU System for Intel Ivybridge GPUs
Open implementation of OpenCL, now under development again. Must have a play (probably in a few months once it's stabilised a bit).
« earlier | later » Page 1 of 1
| - intel | |
| 1 | 4004 |
| 1 | 8008 |
| 1 | 8080 |
| 1 | architecture |
| 1 | arm |
| 1 | assembler |
| 1 | atomic |
| 2 | concurrency |
| 1 | cpu |
| 1 | gpgpu |
| 1 | herd |
| 5 | intel |
| 1 | memory |
| 1 | memory-model |
| 1 | microcode |
| 1 | model-checking |
| 1 | opencl |
| 1 | openmp |
| 1 | parallel |
| 1 | power |
| 1 | retrocomputing |
| 1 | reverse-engineering |
| 1 | security |
| 1 | software |
| 1 | static-analysis |
| 2 | x86 |
tasty by Adam Sampson.