« earlier | later » Page 1 of 1
Axiomatic validation of memory barriers and atomic instructions [LWN.net] edit / delete
More progress on model checking for memory models on modern processors. The tool described here covers ARM, Power and x86 memory models, and does efficient analysis of (smallish) chunks of code.
to arm atomic concurrency herd intel memory memory-model model-checking power static-analysis x86 ... on 28 August 2014
« earlier | later » Page 1 of 1
| - herd | |
| 1 | + arm |
| 1 | + atomic |
| 1 | + concurrency |
| 1 | + intel |
| 1 | + memory |
| 1 | + memory-model |
| 1 | + model-checking |
| 1 | + power |
| 1 | + static-analysis |
| 1 | + x86 |
tasty by Adam Sampson.